Program and Schedule
| Register. (08:30~09:00 AM, March 18) | ||
Plenary Speech: Compilers, Tools and Benchmarks for High-Performance Computing - and How to Share Them Across the Internet.(09:00~11:00 AM, March 18) |
||
Invited Talk: Runtime software controlled data cache prefetching on Itanium systems.(11:20 AM~12:20 PM, March 18) |
||
Technical Session I: Java Tools and Peer-to-Peer Computing(02:00~03:40 PM, March 18) |
||
| • JIT-Compiler-Assisted Distributed Java Virtual Machine Wenzhang Zhu, Cho-Li Wang, Weijian Fang, and Francis C. M. Lau (University of Hong Kong) |
||
| • Building Java RMI for Meta-Cluster Servers with Network Processor Yu-Tin Chen, Wang-Jer Wu, Chung-Kai Chen, Jenq-Kuen Lee (National Tsing Hua University) |
||
| • Canal: A Distributed Service Composition System Using Mobile Agents Jun-Yi Lee, Hung-Chang Hsiao, Chung-Ta King, Amit Banerjee (National Tsing-Hua University) |
||
| • Efficient Anonymous Communication in Peer-to-Peer Systems Ching-Wei Huang, Wuu Yang (National Chiao Tung University) |
||
| • Japster: An improved Peer-to-Peer Network Architecture Sheng-De Wang , Hsuen-Ling Ko, Yung-Yu Zhuang (National Taiwan University) |
||
| Technical Section II : Compilers I(04:00~05:40 PM, March 18) Chair: Prof. Nai-Wei Lin (National Chung Chen University) |
||
| • Integrated Instruction Scheduling and Resource Management for the EPIC Architecture Dong-Yuan Chen*, Lixia Liu*, Chen Fu**, Shuxin Yang**, Chengyong Wu**, Roy Ju* (*Microprocessor Technology Labs, Intel Corporation) (**Institute of Computing Technology, Chinese Academy of Sciences) |
||
| • A New Code Scheduling Mechanism for a Processor-in-Memory Architecture Slo-Li Chu(Chung Yuan Christian University), Tsung-Chuan Huang(National Sun Yat-sen University) |
||
| • Algebraic Formulation and Program Generation of Three-Dimensional Hilbert Space-Filling Curves Chih-Sheng Chen, Shen-Yi Lin, and Chua-Huang Huang (Feng Chia University ) |
||
| • A Performance Analysis Tool for CCC Sheng-Chau Juang, Nai-Wei Lin (National Chung Cheng University) |
||
| • A Novel Approach of HW/SW Partitioning for Embedded Multiprocessor Systems Lan-Hsin Lin , Rong-Guey Chang (National Chung Cheng University) |
||
| Workshop Banquet(6:30 PM, March 18) | ||
| Tutorial: Speculative Precomputation on Intel Architectures.(09:00~10:00 AM, March 19) Shih-Wei Steve Liao Intel, MRL, USA Chair: Prof. Wuu Yang (National Chiao Tung University) |
||
| Invited Talk : Compiler Research on One-Generation-Ahead Microarchitectures?(10:00~11:00 AM, March 19) Shih-Wei Steve Liao Intel, MRL, USA Chair: Prof. Wuu Yang (National Chiao Tung University) |
||
| Invited Talk : Recent Research Advances
on Probabilistic Data Flow Analysis.(11:20 AM~12:10 PM, March 19) Yuan-Shin Hwang National Taiwan Ocean University Chair: Prof. Jenq-Kuen Lee (National Tsing-Hua University) |
||
| Technical Session III: Compilers II (01:30~03:10 PM, March 19) Chair: Prof. Chua-Huang Huang (Feng Chia University) |
||
| • Architectural Explorations of High Performance Security Processors in Analytical Approaches Yung Chia Lin, Chung Wen Huang, Jenq Kuen Lee, Ting Ting Huang (National Tsing Hua University) |
||
| • Efficient Variable Partitioning and Scheduling Methods of Multiple Memory Modules for DSP Yi-Hsuan Lee, Cheng Chen (National Chiao Tung University) |
||
| • An Enhanced Two-Phases Parallel Loop Self-Scheduling Scheme on PC Clusters Chao-Tung Yang Kuan-Wei Cheng (Tunghai University) |
||
| • Improving Code Compression and Power Consumption by Register Relabeling Dah-Lih Jeng, Liang-chuan Hsu (Chung Cheng Institute of Technology) |
||
|
|
• Quantum Gates Revisited: A Tensor Product Based Interpretation Model Chao-Ming Tseng, Chih-Sheng Chen, Chua-Huang Huang (Feng Chia University) |
|
| Technical Session IV: High-Performance Computing(03:30~04:50 PM, March 19) Chair: Dr. Chien-Min Wang (Academia Sinica) |
||
| • Communication Immune Redistribution on Symmetric Matrix Ching-Hsien Hsu, Min-Hao Chen (Chung Hua University) |
||
| • Benchmarking a Grid Computing Environment Using Different Communication Bandwidth Chuan-Lin Lai, Chao-Tung Yang (Tunghai University) |
||
| • Task Migration in 2D Mesh Multicomputers with All-Port Wormhole Routing Nen-Chung Wang( Chaoyang University of Technology), Tzung-Shi Chen(Chang Jung University) |
||
| • Dynamic Disjoint Paths Switching in Gamma Networks Ching-Wen Chen*, Shih-Chang Fu*, Chung-Ping Chung** (*Chaoyang University of Technology) (**National Chiao Tung University) |
||