ASPICES 2005 @ Bangalore, India
2005/7/5 ~ 2005/7/8

"Architecture-level Simulations with Rapid Power Estimations for Security Processors with Multiple Power Domains,"
Chung-Wen Huang, Yung-Chia Lin, Yi-Ping You, Jenq-Kuen Lee, Ting-Ting Hwang

IMG_4762 IMG_4764 IMG_4768 IMG_4777
IMG_4789 IMG_4813 IMG_4818 IMG_4831
IMG_4871 IMG_4883 IMG_4893 IMG_4915
IMG_4919 IMG_4931 IMG_4938 IMG_4947
IMG_4951